Consider an instruction pipeline having 4 phases with duration 60, 50, 90 and 80ns. Given latch delay is 10 ns. Calculate the speed up ratio.
SIKSHAPATH Latest Questions
Explain Memory Hierarchy in Computer Architecture.
Lost your password? Please enter your email address. You will receive a link and will create a new password via email.
Consider an instruction pipeline having 4 phases with duration 60, 50, 90 and 80ns. Given latch delay is 10 ns. Calculate the speed up ratio.
Explain Memory Hierarchy in Computer Architecture.